JEDEC JESD203
JEDEC JESD203 2005-NOV-01 Standard Test Loads For Dual - Supply Level Translaton Devces
Cart
(empty)
This standard defines ac test loads for dual-supply level translation devices. Uniform test loads enable easy comparison of electrical parameters of dual-supply level translation devices across functions, logic families and IC suppliers. This standard is only intended to apply to devices released subsequent to the publication of this document.