JEDEC JESD82-15
JEDEC JESD82-15 2005-NOV-01 Standard for Defnton of CUA878 PLL Clock Drver for Regstered DDR2 DMM Applcatons
JEDEC JESD82-15 2005-NOV-01 Standard for Defnton of CUA878 PLL Clock Drver for Regstered DDR2 DMM Applcatons
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CUA878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.