JEDEC JESD82-8.01
JEDEC JESD82-801 2004-FEB-01 Standard for Defnton of CU877 PLL Clock Drver for Regstered DDR2 DMM Applcatons
JEDEC JESD82-801 2004-FEB-01 Standard for Defnton of CU877 PLL Clock Drver for Regstered DDR2 DMM Applcatons
This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a Â'CU877 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a Â'CU877 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use. This document includes minor editorial changes as noted in Annex A, page 16.