Cart

No products

Shipping $0.00
Total $0.00

Cart Check out

JEDEC JESD35-A

JEDEC JESD35-A 2001-APR-01 Procedure for the Wafer-Level Testng of Thn Delectrcs

More details

Download

PDF AVAILABLE FORMATS IMMEDIATE DOWNLOAD
$43.50 tax incl.

$87.00 tax incl.

(price reduced by 50 %)

1000 items in stock

The revised JESD35 is intended for use in the MOS Integrated Circuit manufacturing industry. It describes procedures developed for estimating the overall integrity and reliability of thin gate oxides. Three basic test procedures are described, the Voltage-Ramp (V-Ramp), the Current-Ramp (J-Ramp) and the new Constant Current (Bounded J-Ramp) test. Each test is designed for simplicity, speed and ease of use. The standard has been updated to include breakdown criteria that are more robust in detecting breakdown in thinner gate oxides that may not experience hard thermal breakdown.

Contact us