DS DS/EN 61523-1
DS DSEN 61523-1 2002-JUL-09 Delay and power calculaton standards - Part 1 ntegrated crcut delay and power calculaton systems
DS DSEN 61523-1 2002-JUL-09 Delay and power calculaton standards - Part 1 ntegrated crcut delay and power calculaton systems
As stated in the introduction, the scope of the DPCS standard is to make it possible for integrated circuit designers to analyze chip timing and power consistently across a broad set of EDA applications, for integrated circuit vendors to express timing and power information once (for a given technology), and for EDA vendors to meet their application performance and capacity needs. The intended use for these standards is integrated circuit timing and power. The standard may be applied to both unit logic cells supplied by the integrated circuit vendor and logical macros defined by the integrated circuit designer. Although this specification is written towards the integrated circuit supplier and EDA developer, its application applies equally well to representation of timing and power for designer defined macros (or hierarchical design elements).