Cart

No products

Shipping $0.00
Total $0.00

Cart Check out

TIA J-STD-028

TA J-STD-028 1999-AUG-01 Performance Standard for Constructon of Flp Chp and Chp Scale Bumps-PCEA J-STD-028

More details

Download

PDF AVAILABLE FORMATS IMMEDIATE DOWNLOAD
$46.00 tax incl.

$92.00 tax incl.

(price reduced by 50 %)

1000 items in stock

This standard establishes the construction detail requirements for bumps and other terminal structures on flip chips and chip scale carriers. All flip chip and chip scale device terminals shall meet the designated standards detailed in this document which includes such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The specific standards for different terminations will therefore be appropriately matched to the particular interconnection.

Purpose The purpose of this document is to establish a set of designations and expectations for product performance for the manufacturer and user of flip chip or chip scale devices. Included in this will be the flexibility to implement the best commercial practices and evolving improvements on those practices.

Customers who purchased TIA J-STD-028
also purchased
  • ASME Y14.100 : Engineering Drawing Practices
  • DS DS/EN 61000-6-1 : Electromagnetic compatibility (EMC) - Part 6-1: Generic standards - Immunity for residential, commercial and light-industrial environments
See More Documents

Contact us